Rm-stc: Row-merge dataflow inspired gpu sparse tensor core for energy-efficient sparse acceleration

January 1, 2023·

Guyue Huang

,

Zhengyang Wang

,

Po-An Tsai

,

Chen Zhang

,

Yufei Ding

Yuan Xie

· 0 min read

Type

Conference paper

Publication

Proceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture

Last updated on January 1, 2023

Yuan Xie

Authors

Chair Professor

Fang Professor of Engineering | Chair Professor | IEEE/ACM/AAAS Fellow

← Predicting the output structure of sparse matrix multiplication with sampled compression ratio January 1, 2023

Spada: Accelerating sparse matrix multiplication with adaptive dataflow January 1, 2023 →